NAME

Hardware::Verilog::Parser - Perl extension for parsing Verilog code

SYNOPSIS

use Hardware::Verilog::Parser;
$parser = new Hardware::Verilog::Parser;

$parser->Filename(@ARGV);

DESCRIPTION

This module defines the complete grammar needed to parse any Verilog code. By overloading this grammar, it is possible to easily create perl scripts which run through VHDL code and perform specific functions.

This module is currently in PRE-RELEASE state, and subject to change without notice. Once the grammar is ironed out, I hope to declare it relatively stable.

AUTHOR

Greg London greg42@bellatlantic.net

################################################################## # Copyright (C) 2000 Greg London All Rights Reserved. # This program is free software; you can redistribute it and/or # modify it under the same terms as Perl itself. ##################################################################

SEE ALSO

perl(1). Parse::RecDescent