Changes for version 0.06

  • fixed some grammar rules can now handle `include, `define, `undef directives

Modules

A complete grammar for parsing Verilog code using perl

Provides